Racing condition of JK flip flop

When the input supplied at J,K are 1,and the clock pulse that remain in the 1 state,cause the output to complement again and again until the clock pulses goes back to 0.To avoid this undesirable operation,the clock pulse must have a time duration that is shorter than the program delay time of the JK flip flop.This is a restrictive requirement.Actually racing condition occurs when propagation delay is less than the width of the clock pulse of JK flipflop,at =1,K=1,CLK=1.Science the operation of thecircuit depends on the width of the pulse.The restriction of the pulse on the pulse width can be eliminated with a MASTER SLAVE or EDGE TRIGGERED construction.